A 30 MHz DDS clock generator with sub-ns time domain interpolator and -50 dBc spurious level
نویسندگان
چکیده
A 30 MHz, 30 mW, 0.3 mm2 DDS clock generator circuit with time domain interpolation and -50 dBc spurious signal level has been designed. The sine look-up-table and D/A converter of the conventional DDS have, been replaced by a three-step digitally programmable delay generator with 130 ps resolution. This increases the effective sampling frequency to 7.68 GHz, and that's why no reconstruction filters are needed to create output square wave clock signal.
منابع مشابه
24-Bit 5.0 GHz Direct Digital Synthesizer RFIC With Direct Digital Modulations in 0.13 μ m SiGe BiCMOS Technology
This paper presents a 24-bit 5.0 GHz ultrahigh-speed direct digital synthesizer (DDS) with direct digital modulation capabilities used in a pulse compression radar. This design represents the first DDS RFIC in over-GHz output frequency range with direct digital modulation capabilities. It adopts a ROM-less architecture and has the capabilities for direct digital frequency and phase modulation w...
متن کاملDesign of a High-Precision DDS-Based Configurable Clock Generator
Configurable clock is necessary for many applications such as digital communication systems, however, using the conventional direct digital frequency synthesizer (DDS) as a pulse or clock generator may cause jitter problems. People usually employ phase-interpolation approaches to generate a pulse or clock with correct time intervals. This work proposes a new phase-interpolation DDS scheme, whic...
متن کاملA 12 GHz 1.9 W Direct Digital Synthesizer MMIC Implemented in 0.18 m SiGe BiCMOS Technology
This paper presents a 12 GHz direct digital synthesizer (DDS) MMIC with 9-bit phase and 8-bit amplitude resolution implemented in a 0.18 m SiGe BiCMOS technology. Composed of a 9-bit pipeline accumulator and an 8-bit sine-weighted current-steering DAC, the DDS is capable of synthesizing sinusoidal waveforms up to 5.93 GHz. The maximum clock frequency of the DDS MMIC is measured as 11.9 GHz at t...
متن کاملA 9-bit Quadrature Direct Digital Synthesizer Implemented in 0.18- m SiGe BiCMOS Technology
This paper describes a 9-bit 6.2-GHz low power quadrature direct digital synthesizer (DDS) implemented in a 0.18m SiGe BiCMOS technology. With a 9-bit pipeline accumulator and two 8-bit sine-weighted current steering DACs, this DDS is capable of generating quadrature sinusoidal waveforms up to 3.15 GHz with a maximum clock frequency of 6.2 GHz. Packed with more than 13 500 transistors, the quad...
متن کاملRange for Microprocessors
A microprocessor clock generator based upon an analog phase-locked loop (PLL) is described for deskewing the internal logic control clock to an external system clock. This PLL is fully integrated onto a 1.2-million-transistor microprocessor in 0 . 8 p CMOS technology without the need for external components. It operates with a lock range from 5 up to 110 MHz. The clock skew is less than 0.1 ns,...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2001